An L2 cache with 64-byte lines, 4 ways, and 4096 sets, for a machine with 40-bit physical addresses. How many bits of an address will be used to index within a given cache block